Have a look at Risc-V spec, a key, interesting fact is that (supposedly) the instruction space is "complete", meaning that in theory a vendor could not sneak in a trapdoor.
Anyone has more insight on the above ?
Risc-V allows a vendor to build a core as they see fit. Anything could have a trapdoor put in.
(post is archived)