WelcomeUser Guide
ToSPrivacyCanary
DonateBugsLicense

©2025 Poal.co

1.4K

Archive: https://archive.today/HLQtx

From the post:

>PCI-SIG, which oversees the development of the PCIe specification, announced on Wednesday that it had finalized the PCIe 7.0 spec and passed it to members of the organization, marking a significant milestone in the technology's development. Separately, the company said that it had begun pathfinding for PCIe 8.0, a specification for interconnections that will be used sometime in 2030 or beyond, which may double the performance of PCIe 7.0 and deliver bandwidth of 1 TB/s over 16 lanes in two directions. In addition, the company reiterated plans to start interoperability tests for PCIe 6.0 hardware later this year.

Archive: https://archive.today/HLQtx From the post: >>PCI-SIG, which oversees the development of the PCIe specification, announced on Wednesday that it had finalized the PCIe 7.0 spec and passed it to members of the organization, marking a significant milestone in the technology's development. Separately, the company said that it had begun pathfinding for PCIe 8.0, a specification for interconnections that will be used sometime in 2030 or beyond, which may double the performance of PCIe 7.0 and deliver bandwidth of 1 TB/s over 16 lanes in two directions. In addition, the company reiterated plans to start interoperability tests for PCIe 6.0 hardware later this year.

(post is archived)