WelcomeUser Guide
ToSPrivacyCanary
DonateBugsLicense

©2024 Poal.co

708

(post is archived)

[–] 1 pt

Yeah, there are a few Hi-Toro pcb/ keynar spaghetti boards as well. Granted they did not have all the custom chipsets in final form.

[–] 0 pt

They were using arrays of 4000 series chips and other gates.

I'm pretty sure that would have been hell to debug.

[–] 1 pt

Wire joinery is the definition of nightmare debug scenario. Even on small boards with 100 joins it can be a nightmare. Makes me have respect for all the old school EE peoples, no modern cad with auto routing and the debugging is your eyes and brain referencing paper drawings.

[–] 1 pt

Today's electronic hardware dev has become so much easier...